A low-power K-band CMOS current-mode up-conversion mixer is proposed. The proposed mixer is realized using four analog current-squaring circuits. This current-mode up-conversion mixer is fabricated in 0.13-μm 1P8M triple-well CMOS process, and has the measured power conversion gain of −5 dB. The fabricated CMOS up-conversion mixer dissipates only 3.1 mW from a 1-V supply voltage. The VCO can be tuned from 20.8 GHz to 22.7 GHz. Its phase noise is −108 dBc/Hz at 10-MHz offset frequency. It is shown that the proposed mixer has great potential for low-voltage and low-power CMOS transmitter front-ends in advanced nano-CMOS technologies.
Introduction
Over the last decade, the rapid growth in the field of RF wireless applications has led to considerable effort being expended in the design of high-performance and low-cost RF integrated circuits (RFICs) in advanced CMOS technologies. In addition to the application in the industrial, scientific, and medical (ISM) radio band within 24-24.25 GHz, the FCC has opened the 22-29-GHz frequency band in 2002 for short-range automotive radar systems and autonomous cruise control (ACG) systems [1] . Therefore, the design of K-band CMOS RFICs has become very important for these applications.
As the CMOS technology reaches the scale of nanometer nodes, the supply voltage is reduced accordingly to around 1 V or less. The lower the supply voltage, the smaller the voltage headroom left for designing CMOS RFICs. Since a large voltage swing is required to keep signal information in voltage-mode circuits, voltage-mode circuits gradually face the problem of insufficient voltage headroom and become difficult to operate under lower supply voltage. As a result, different circuit design techniques need to be explored.
Current-mode circuit techniques offer the opportunity for low-voltage operations due to the signal information being mainly carried with the time-varying current signals. Therefore, it is possible to design current-mode circuits suitable for smaller voltage headroom. Moreover, a summation of current signals can easily be realized by connecting signal paths together without the use of additional amplifiers; thus, further saving power. With the afore-mentioned advantages, the current-mode circuit techniques offer great potential in the design of RFICs in nano-CMOS technologies. Among all proposed current-mode CMOS RF frontend circuits [2] - [6] so far, a 24-GHz CMOS current-mode power amplifier is proposed in [2] which offers large output power with high power-added efficiency. Both the K-band current-mode CMOS receiver [3] and the 24-GHz CMOS current-mode transmitter [4] as proposed by the present authors have demonstrated the advantages of low supply voltage and low power consumption. A CMOS current-mode preamplifier with low voltage and low power dissipation is presented in [5] . Moreover, a 2-GHz current-mode selfswitching up-converter with a 1-V supply is also proposed in [6] . It requires a LO signal power as small as −15 dBm; however, it dissipates 49 mW.
Generally, a large LO signal power of more than 0 dBm is required for voltage-mode mixers, Gilbert-type mixer [7] and dual-gate mixer [8] for example. The high voltage swing is in general required to keep signal information. Nevertheless, the voltage headroom has gradually become insufficient for nano-CMOS technologies which utilize low voltage supplies. In short, these problems may make it difficult for voltage-mode mixers to maintain their operating performance in advanced nano-CMOS technologies.
In this work, a current-mode design technique for Kband RF double-balanced up-conversion mixer has been proposed and been verified through a silicon-proven chip in 0.13-μm CMOS process. The short channel effects of this current-mode mixer are also analyzed. The design goal of the proposed current-mode up-conversion mixer is to investigate the new design concept in the CMOS RF front-end circuits. The desired conversion gain is 0 dB at the operation frequency of 24-GHz band with the power consumption as small as possible.
The measurement results have demonstrated that the proposed mixer has advantages of a small power dissipation of 3.1 mW from a low power supply of 1 V. Besides, a small LO signal power level of −4 dBm is required to achieve the measured power conversion gain of −5 dB.
In Sect. 2, the analyses and implementations of the circuits are described. The measurement results are presented in Sect. 3. Finally, the conclusion is given in Sect. 4. 
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Circuit Analysis and Implementation
Double-Balanced Current-Mode Up-Conversion Mixer
The circuit diagram of the proposed double-balanced CMOS up-conversion mixer is shown in Fig. 1 . The core of the mixer is composed of four analog current-squaring circuits which are originally modified from [9] . The transistors M 1 -M 4 are biased in the saturation region. The bulk and source of M 2 and M 4 are separated to reduce the parasitic capacitances at the nodes N 1 and N 2 . Lower signal loss is achieved due to smaller parasitic capacitances appeared at nodes N 1 and N 2 . With the resistor R 1 (R 2 ), the impedance of the path from the node N 1 (N 2 ) to ground through the source-to-bulk parasitic capacitance of M 2 (M 4 ) is increased. Hence, the signal loss to ground is further reduced. The squaring circuit is improved by adding the transistor M 4 which acts as a current buffer and keeps the V DS of M 3 the same as the V DS of M 1 in order to alleviate the channel length modulation. The current i 1 is multiplied by the current-mirror circuit formed by M 1 and M 3 where the aspect ratio of M 3 is N times that of M 1 . The sum of the gateto-source voltages of M 1 and M 2 is kept constant and equal to V DD . Based on the square-law drain current equation for simplicity, the relationship between i in and i O is expressed as [4] 
where V th is the threshold voltage, W/L is the channel width to channel length ratio of the MOS devices, and k n = μ n C ox is the zero vertical-field mobility μ n multiplied by the oxide capacitance per unit area C ox . From the first term of (1), the current-squaring function is realized. The second and third terms of (1) are unwanted components and are to be removed. The four inputs of the mixer are i in1 Some circuits that perform subtraction of current signals have been reported [10] , [11] . As for the circuit in [10] , current signals flowing through two unequal paths will result in gain and phase differences, and additional poles will lead to signal losses in high frequency. Besides, higher voltage headroom and additional power are required. In [11] , LC network is adopted to perform current subtraction. However, only it can have good subtraction only at the resonant frequency.
In the proposed design, the transformer XFMR 1 is adopted to achieve high frequency and wideband subtraction of current signals. The XFMR 1 avoids excessive voltage drop. This also ensures that the proposed mixer operates well at a low power supply. From (1) and with the four inputs of the mixer, the resultant RF output current i r f = η(i OP − i OM ) can be derived as
where η represents the losses from the on-chip transformer XFMR 1 and the output impedance matching network. From (3), it can be seen that the mixer function is realized. With the exclusion of the losses η, the intrinsic current conversion gain CG intrinsic of the proposed current-mode mixer is expressed as
As can be seen from (4), the intrinsic current conversion gain is proportional to the magnitude of the LO current I LO . The designed parameters (W/L) of M 1 , M 2 , M 3 and M 4 of the current-squaring circuit in Fig. 1 are (6 μm/0.13 μm), (6 μm/0.13 μm), (48 μm/0.13 μm), and (48 μm/0.13 μm), respectively. Moreover, R 1 and R 2 are with the value of 8 kΩ.
In the advanced deep sub-micron CMOS technologies, the relationship between the drain current i DS and the gate overdrive voltage v OV = (v GS − V th ) of CMOS devices is not exactly square due to short channel effects. As the proposed mixer is designed in the supply voltage of 1 V, the threshold voltages V th of M 1 and M 2 are about 420 mV and 500 mV, and the gate-to-source voltages v GS of M 1 and M 2 are about 455 mV and 545 mV, respectively. M 1 and M 2 are operated in the saturation region, and the v OV of M 1 and M 2 are small. Hence, the drain current i DS is approximated as the following equation to analyze the second-order effects of the proposed mixer [3] .
where the coefficient λ models the effect of the channel length modulation which is related to v DS . Although both M 1 and M 2 are with the same device size and are diode-connected, the drain-to-source voltages of M 1 and M 2 are different due to the fact that the latter suffers from body effect. Therefore, the channel length modulation effect should be considered. From Fig. 1 
After some derivations, the expression i O in (1) is modified and expressed as
where
Note that χ 1 and χ 2 are less than 1, whereas χ 3 is greater than 1. As V DD = 1 V, λ ≈ 0.77 V −1 , and δ ≈ 45 mV, χ 1 ≈ 0.68, χ 2 ≈ 0.97, and χ 3 ≈ 1.38. Furthermore, the above derivations only consider body effect and channel length modulation effect, and the rest of short channel effects are ignored because of small v OV . From the above derivations (4), (6) and (7), the current conversion gain with the channel length modulation effect can be further expressed as
This indicates that the conversion gain of the mixer with short-channel devices is less than that of the mixer with long-channel devices. Besides, the parameter λ that models channel length modulation has a significant effect on CG intrinsic . Under the simulated conditions of the IF Frequency at 200 MHz and the LO frequency at 24 GHz, the relationship among the simulated CG intrinsic , the equivalent calculated input LO power P LO,IN , and the amplitude of the differential LO current signal i diff −loin = 2(i lo+ −i lo− ) is depicted in Fig. 2 . It can be seen that the simulated CG intrinsic is higher than 0 dB if the amplitude of i diff −loin is greater than 1.5 mA or P LO,IN is greater than −8.2 dBm. Shown in Fig. 3 is the relationship between the simulated CG intrinsic and the amplitude of differential IF current signal the amplitude of i diff −loin is equal to 1 mA where the equivalent P LO,IN is equal to −11.7 dBm, the simulated CG intrinsic is −2.3 dB and the 1-dB compression point of intrinsic current conversion gain (CP 1 dB ) is −0.9 dBmA. As the amplitude of i diff −loin is increased to 3 mA where the equivalent P LO,IN is equal to −2.9 dBm, the simulated CG intrinsic achieves 5 dB and the CP 1 dB equals 1.8 dBmA.
The operating frequency of the mixer can be altered by varying the control voltage V T 1 in order to change the values of N+/N-Well varactors C 1 and C 2 . The output matching network of the mixer formed by C 3 , C PAD , and L 1 is designed to equal 50 Ω for the purpose of measurement. The circuits of VCO and transformer-based VCO buffer/ repeater are shown in Fig. 4 . The designed VCO is a conventional cross-coupled negative-g m oscillator which has attracted considerable interest because of its easy startup and good phase noise characteristics [12] , [13] . The equivalent value of inductance look at the primary turn of the XFMR 2 and XFMR 3 in parallel of the 
Design of On-Chip Transformer
The on-chip transformer is realized with two planar symmetric windings where the primary winding is 1 turn and the secondary winding is also 1 turn. The metal structure and equivalent circuit diagram of the designed transformer are shown in Fig. 6 . The drawing parameters of this on-chip transformer are with R = 80 μm, W = 9 μm, and S = 3 μm. The primary and secondary windings have center-tap point connections. This symmetric octagonal on-chip transformer is implemented by the top metal of Cu and the thickness is 3.35 μm. The equivalent relative permittivity ε eff is 4.2. The electromagnetic tool HFSS is used to evaluate the performance and extract the characteristics of the designed on- chip octagonal transformers. Figure 7 illustrates the extracted self-inductance of onchip transformer as a function of frequency. The selfinductance can be derived from the impedance parameters by
where L P,self and L S ,self presents the self-inductance of the primary and of the secondary winding, respectively. Z 11 is the input impedance seen from the Port-1 (primary side) and the Port-2 (secondary side) is open circuit. In addition, Z 22 is the input impedance seen from the Port-2 and the Port-1 is open circuit. Moreover, the extracted coupling-coefficient k PS and the quality factor Q of the on-chip transformer as a function of frequency are also depicted in Fig. 8 . The k PS denotes the strength of magnetic coupling between the primary and the secondary windings, and can be expressed by the mutual inductance M and self-inductances, L P,self and L S ,self , of the windings as the following.
The mutual inductance M is extracted from the impedance and admittance parameters as
where Y 11 is the input admittance seen at the primary side when the secondary side is short circuit. From (11)-(14), it follows
Note that the k PS has its minimum value at the self-resonant frequency. Beyond the self-resonant frequency, k PS grows over than a value of 1. However, it is not physically possible because the coupling in a passive system is limited to a maximum value of 1. In addition, such a behavior can be explained by taking (15) into consideration as the relation is validated to frequencies below resonant frequency. The quality factor of the transformer is extracted from the impedance of admittance parameters as
Experimental Results
The proposed K-band current-mode up-conversion mixer was fabricated in 0.13-μm 1P8M triple-well CMOS process. The chip photo of the proposed mixer is illustrated Fig. 9 Chip microphotograph of the current-mode up-conversion mixer.
in Fig. 9 The distance among each inductor and transformer is more than 100 μm in order to mitigate the magnetic coupling. Besides, large on-chip decoupling capacitors are placed between each bias/power supply and ground to reduce the occurrence of high-frequency noises and to obtain stable biases and supplies of the mixer. The chip area is 1.65 mm 2 including testing pads. However, the dimension of the proposed current-mode up-conversion mixer itself is 0.6 mm × 0.3 mm, where the area is of 0.18 mm 2 . The proposed mixer was measured through on-wafer probing. The measured return losses of the RF output port and IF input port are shown in Fig. 10(a) and Fig. 10(b) , respectively. The return loss of the RF port is below −10 dB within the frequency range from 21.2 GHz to 22.8 GHz. The return loss of the IF port is below −20 dB within the frequency range from 170 MHz to 1.2 GHz. Under the 1-V supply, the proposed mixer dissipates a very small amount of power of 3.1 mW. The VCO, VCO buffer/repeater, and IF current buffer/repeater circuits dissipate 2.2 mW, 3.3 mW, and 3.1 mW, respectively. As the control voltage V T 2 is varied from 0 V to 2 V, the output frequency of the onchip VCO can be tuned from 20.8 GHz to 22.7 GHz. As the output frequency of the on-chip VCO is increased from 20.8 GHz to 22.7 GHz, the calculated LO signal power to the mixer P LO,IN is from −4 dBm to −12 dBm. Furthermore, the measured phase noise is −85 dBc/Hz and −108 dBc/Hz at 1-MHz and 10-MHz frequency offset from 22.7 GHz, respectively.
The LO leakage of the proposed double-balanced mixer is around −16 dBc. The LO suppression capability is not good in this design, and it should be improved to the value of around −30 dBc. To improve the LO suppression capability, the device size of the four current-squaring circuits can be further increased to decrease the mismatch of threshold voltage due to the process variations. Moreover, symmetric layout for the differential signal paths should be carefully considered to further improve the LO suppression capability of the proposed double-balanced current-mode up-conversion mixer.
The losses from the RF cables, probes, adaptors, 180
• phase shifter, and power combiner are compensated. The traction by HFSS, the coupling loss of the designed on-chip transformer XFMR 1 in Fig. 1 is about 5 dB in K-Band. The average single sideband (SSB) noise figure (NF) is around 12.7 dB. The measured input 1-dB compression point (IP −1 dB ) and output 1-dB compression point (OP −1 dB ) are −22 dBm and −28 dBm, respectively. The performance of intermodulation is measured by two-tone testing. Two IF inputs with the same signal power level are at the frequencies of 150 MHz and 250 MHz. The LO frequency is also tuned to 20.8 GHz where V T 2 is equal to 0 V. The measured results under these conditions are represented in Fig. 12 . It reveals that the proposed mixer has the measured input 3rd-order intermodulation intercept point (P IIP3 ) and output 3rd-order intermodulation intercept point (P OIP3 ) of about −9.6 dBm and −14.6 dBm, respectively.
As the LO frequency is increased, the measured power conversion gain decreases because of the reduced output magnitude of on-chip VCO at the higher frequency and hence the reduced LO current signal. As shown in Fig. 13 , the measured power conversion gain of the proposed mixer is from −5 dB to −14 dB and the calculated P LO,IN is reduced from −4 dBm to −12 dBm where the output frequency of on-chip VCO is tuned from 20.8 GHz to 22.7 GHz.
As shown in Fig. 11 , the measured power conversion gain is about −5 dB at the LO frequency of 20.8 GHz. The measured results of the fabricated chip are close to the simulated results in the process corner SS. Due to the process variation to corner SS, the biasing current of VCO is reduced, and the g m of M 6 and M 7 decreases. It leads to smaller equivalent negative resistances. The output magnitude of VCO is reduced, and thus small LO current signals are generated through the transformer-based VCO buffer/repeater. The measured results well agree with the simulation results in the process corner SS. Therefore, the measured results are reasonable and can support our theory and simulated results. These initial experimental results are successful to verify the concept of the proposed low-voltage and low-power K-band CMOS current-mode up-conversion mixer.
The performance of the proposed mixer is given in Table 1, along with comparisons with previously published CMOS current-mode up-conversion mixers [6] - [8] . As can be seen from Table 1 , the proposed CMOS current-mode up-conversion mixer has the advantage of a very low power consumption of 3.1 mW from a 1-V power supply, which is much smaller than the CMOS current-mode self-switching up-conversion mixer [6] and the K-band CMOS voltagemode up-conversion mixers [7] , [8] . Another advantage is that the proposed mixer needs the equivalent LO signal power as small as −4 dBm to achieve the measured power conversion gain of −5 dB, which is smaller than other published CMOS voltage-mode up-conversion mixers [7] , [8] .
The experimental results have demonstrated that the proposed mixer is successful to perform the high-frequency mixing in low-voltage and low-power operation.
Conclusion
The current-mode design technique of CMOS RFICs has been developed and applied to the design of the first K-band CMOS current-mode up-conversion mixer. This currentmode mixer has been designed and fabricated in 0.13-μm 1P8M triple-well CMOS process. From the experimental results, we observe that the proposed current-mode upconversion mixer has a low power consumption of 3.1 mW under the low power supply of 1 V. In addition, a small LO signal power is required. The integrated VCO provides LO frequency from 20.8 GHz to 22.7 GHz. This work presents the first K-band CMOS current-mode upconversion mixer. The results demonstrate that the proposed current-mode mixer offers great potential for the application in low-voltage and low-power transmitter front-ends in advanced nano-CMOS technologies. 
